G-QRP Club Convention Sunday 3 September


The convention took place during the Telford Rally.

There were three presentations from 11:00 to 14:00 with a one hour break for lunch from 13:00 to 14:00, which I attended via Zoom:

11:00 - QRP Operating and G-QRP Awards: Enzo, M0KTZ. News on the Summer Sizzler, looking ahead to Winter Sports, and more, our On-Air Activity Manager will be presenting to the Convention for the first time.

12:00 - Building and Using the PAC12 and other Portable Antennas: John, VE3IPS (live via Zoom). The voice of experience on these interesting little antennas. John last spoke about the Misunderstood Tilted Terminated Folded Dipole (TTFD).

14:00 - QRP Adventures, Buildathons and Lobsters: Rex, W1REX. Live at the Hamfest! Always an entertaining and informative speaker, he has been known to have folk building projects, during his talk!

I got the start time wrong (thought it was 10:00) and got a bit cross waiting to be let in. I was eventually let in 10 minutes before the (true) start of the meeting.

About 20 minutes in they started recording it, so it should be available to HERCers who are G-QRP members.

Video of the Buildathon

https://youtu.be/l_KIX839laQ?si=2t1BWS3jr4mdAwpO

Comments

Post a Comment

Popular posts from this blog

Sipeed Tang Nano 20K FPGA board

Image
Sipeed in China produces a range of little low-cost DIL modules using Gowin FPGAs. They are available via AliExpress. The 20K costs about £26 and contains a GW2AR-18 QN88  device: https://wiki.sipeed.com/hardware/en/tang/tang-nano-20k/nano-20k.html I ordered one about a week ago and it was delivered by Evri this morning. I connected it to my laptop using the supplied USB cable and the orange LEDs lit up in sequence continuously indicating that it was working.  I downloaded a Verilog file which simply blinked one LED at 1 Hz, the associated physical constraints file and the timing constraints file. The Verilog is compiled to produce a netlist that is placed and routed, generating a bitstream that is downloaded into the chip.  Here's the Verilog file (Blink_LED.v):  module led (     input   sys_clk,     input   sys_rst_n,     // reset input     output  reg led      ...
Read more

Button-controlled LED for Sipeed Tang Primer 25K FPGA board

Image
This board from Chinese company Sipeed uses a Gowin FPGA from their top of the range Arora V 22nm family - the  GW5A-LV25MG121 - mounted on a tiny plug-in module with an SPI flash memory chip. The module plugs into a dock board fitted with a 40-pin connector and three 12-way sockets. The 40-pin connector is intended for an SRAM board and the 12-way sockets take PMOD modules. They are connected directly to the FPGA so they can be used as general I/O. Sipeed also sells a kit with a selection of PMOD modules and an SRAM board. You can buy the board and PMOD kit here: https://a.aliexpress.com/_EQqvF4N A very simple piece of VHDL code that can be used on the Tang Primer 25K enabling an onboard LED to be controlled with one of the buttons. Useful if you want to try out the board without one of the PMOD modules. Uses button S1 and DONE LED. VHDL code (I called the file led_btn.vhd) library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity led_btn is     Port ( btn : in...
Read more

Sipeed Tang Nano 4K FPGA module

Image
I've been playing with this incredibly cheap (£12) FPGA module from Sipeed in China:  https://www.gowinsemi.com/en/support/devkits_detail/39/ I've provided this link as it's a lot more informative than Sipeed's description. You'll need to scroll down. You can buy the modules, as well as ones with larger chips and different facilities, via AliExpress: https://a.aliexpress.com/_EHg7VcF Here is a nice pic of the module with the pin connections. They now supply an OP2640 2 MP camera plugged into the camera connector. It uses the Gowin Semi GW1NSR-V4CQN48PC 4K device. The free Gowin Educational EDA tools work very well with it - both Verilog and VHDL may be used. I prefer VHDL and have found that ChatGPT does a very good job of converting Verilog code to VHDL, if you ask it nicely. 8) Download the EDA from here:  https://www.gowinsemi.com/en/support/home/ You will need to register and login. BTW, the FPGA incorporates an Arm Cortex-M3 hard core. Several Veril...
Read more