Sipeed Tang Nano 4K FPGA module

I've been playing with this incredibly cheap (£12) FPGA module from Sipeed in China: 

https://www.gowinsemi.com/en/support/devkits_detail/39/

I've provided this link as it's a lot more informative than Sipeed's description. You'll need to scroll down.

You can buy the modules, as well as ones with larger chips and different facilities, via AliExpress:

https://a.aliexpress.com/_EHg7VcF

Here is a nice pic of the module with the pin connections. They now supply an OP2640 2 MP camera plugged into the camera connector.
It uses the Gowin Semi GW1NSR-V4CQN48PC 4K device. The free Gowin Educational EDA tools work very well with it - both Verilog and VHDL may be used. I prefer VHDL and have found that ChatGPT does a very good job of converting Verilog code to VHDL, if you ask it nicely. 8)

Download the EDA from here: 

https://www.gowinsemi.com/en/support/home/

You will need to register and login.

BTW, the FPGA incorporates an Arm Cortex-M3 hard core.

Several Verilog samples showing how to use the module are available on GitHub: 

https://github.com/sipeed/TangNano-4K-example

Here's one of those examples converted to VHDL:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity LED_Toggle is
    Port ( clk : in STD_LOGIC;
           led : out STD_LOGIC);
end LED_Toggle;

architecture Behavioral of LED_Toggle is
    signal counter : INTEGER := 0;
    signal clk_div : STD_LOGIC := '0';
    -- Assuming a 27 MHz clock
    constant CLOCK_FREQ : INTEGER := 27000000;
    constant TOGGLE_FREQ : INTEGER := 1;
    constant MAX_COUNT : INTEGER := CLOCK_FREQ / (2 * TOGGLE_FREQ);

begin
    process(clk)
    begin
        if rising_edge(clk) then
            if counter = MAX_COUNT then
                counter <= 0;
                clk_div <= NOT clk_div;
            else
                counter <= counter + 1;
            end if;
        end if;
    end process;
    led <= clk_div;
end Behavioral;

Call it Blink.vhd

You'll need a physical constraints file  which associates clk and led to the actual pins on the FPGA. File should contain

IO_LOC "led" 10;
IO_LOC "clk" 45;

Call the file Blink.cst

Most designs require a timing constraints file but it isn't needed for this example.

Comments

Post a Comment

Popular posts from this blog

Sipeed Tang Nano 20K FPGA board

Sipeed in China produces a range of little low-cost DIL modules using Gowin FPGAs. They are available via AliExpress. The 20K costs about £26 and contains a GW2AR-18 QN88  device: https://wiki.sipeed.com/hardware/en/tang/tang-nano-20k/nano-20k.html I ordered one about a week ago and it was delivered by Evri this morning. I connected it to my laptop using the supplied USB cable and the orange LEDs lit up in sequence continuously indicating that it was working.  I downloaded a Verilog file which simply blinked one LED at 1 Hz, the associated physical constraints file and the timing constraints file. The Verilog is compiled to produce a netlist that is placed and routed, generating a bitstream that is downloaded into the chip.  Here's the Verilog file (Blink_LED.v):  module led (     input   sys_clk,     input   sys_rst_n,     // reset input     output  reg led        // LED )...
Read more

Button-controlled LED for Sipeed Tang Primer 25K FPGA board

Image
This board from Chinese company Sipeed uses a Gowin FPGA from their top of the range Arora V 22nm family - the  GW5A-LV25MG121 - mounted on a tiny plug-in module with an SPI flash memory chip. The module plugs into a dock board fitted with a 40-pin connector and three 12-way sockets. The 40-pin connector is intended for an SRAM board and the 12-way sockets take PMOD modules. They are connected directly to the FPGA so they can be used as general I/O. Sipeed also sells a kit with a selection of PMOD modules and an SRAM board. You can buy the board and PMOD kit here: https://a.aliexpress.com/_EQqvF4N A very simple piece of VHDL code that can be used on the Tang Primer 25K enabling an onboard LED to be controlled with one of the buttons. Useful if you want to try out the board without one of the PMOD modules. Uses button S1 and DONE LED. VHDL code (I called the file led_btn.vhd) library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity led_btn is     Port ( btn : in...
Read more